All listings for this product
Best-selling in Textbooks
Save on Textbooks
- AU $80.99Trending at AU $88.17
- AU $72.90Trending at AU $77.76
- AU $71.88Trending at AU $73.75
- AU $82.90Trending at AU $85.67
- AU $72.90Trending at AU $79.64
- AU $34.73Trending at AU $42.76
- AU $21.22Trending at AU $25.57
About this product
- DescriptionThis book provides step-by-step guidance on how to design VLSI systems using Verilog. It shows the way to design systems that are device, vendor and techlogy independent. Coverage presents new material and theory as well as synthesis of recent work with complete Project Designs using industry standard CAD tools and FPGA boards. The reader is taken step by step through different designs, from implementing a single digital gate to a massive design consuming well over 100,000 gates. All the design codes developed in this book are Register Transfer Level (RTL) compliant and can be readily used or amended to suit new projects.
- Author BiographyDr. S. Ramachandran is a project officer in the Electrical Engineering Department at the Indian Institute of Technology, Madras. He has a wide industrial and teaching experience, having worked both in India and USA, designing systems and teaching/guiding students based on FPGAs and Microprocessors. His research interests include developing algorithms, architectures and implementations on FPGAs/ASICs for Video Processing, DSP applications, reconfigurable computing, open loop control systems, etc. He is the recipient of the Best Design Award at VLSI Design 2000, International Conference held at Calcutta, India. He has a number of papers in International Journals and Conferences. He has completed a video course on Digital VLSI System Design along with Prof. S. Srinivasan.
- Author(s)Seetharaman Ramachandran
- Date of Publication18/09/2014
- SubjectEnergy Technology & Electrical Engineering
- Place of PublicationDordrecht
- Country of PublicationNetherlands
- Content Notebiography
- Weight1104 g
- Width155 mm
- Height235 mm
- Spine37 mm
This item doesn't belong on this page.
Thanks, we'll look into this.