All listings for this product
About this product
- DescriptionElectrostatic discharge (ESD) failure mechanisms continue to impact semiconductor components and systems as techlogies scale from micro- to na-electronics. This book studies electrical overstress, ESD, and latchup from a failure analysis and case-study approach. It provides a clear insight into the physics of failure from a generalist perspective, followed by investigation of failure mechanisms in specific techlogies, circuits, and systems. The book is unique in covering both the failure mechanism and the practical solutions to fix the problem from either a techlogy or circuit methodology. Look inside for extensive coverage on: failure analysis tools, EOS and ESD failure sources and failure models of semiconductor techlogy, and how to use failure analysis to design more robust semiconductor components and systems; electro-thermal models and techlogies; the state-of-the-art techlogies discussed include CMOS, BiCMOS, silicon on insulator (SOI), bipolar techlogy, high voltage CMOS (HVCMOS), RF CMOS, smart power, gallium arsenide (GaAs), gallium nitride (GaN), magneto-resistive (MR) , giant magneto-resistors (GMR), tunneling magneto-resistor (TMR), devices; micro electro-mechanical (MEM) systems, and photo-masks and reticles; practical methods to use failure analysis for the understanding of ESD circuit operation, temperature analysis, power distribution, ground rule development, internal bus distribution, current path analysis, quality metrics, (connecting the theoretical to the practical analysis); the failure of each key element of a techlogy from passives, active elements to the circuit, sub-system to package, highlighted by case studies of the elements, circuits and system-on-chip (SOC) in today's products. ESD: Failure Mechanisms and Models is a continuation of the author's series of books on ESD protection. It is an essential reference and a useful insight into the issues that confront modern techlogy as we enter the Na-electronic era.
- Author BiographyDr Steven H. Voldman received his B.S. in Engineering Science from the University of Buffalo (1979); M.S. EE (1981) and Electrical Engineer Degree (1982) from M.I.T; MS Engineering Physics (1986) and Ph.D EE (1991) from the University of Vermont under IBM's Resident Study Fellow Program. At M.I.T, he worked as a member of the M.I.T. Plasma Fusion Center, and the High Voltage Research Laboratory (HVRL). At IBM, as a reliability device engineer, his work include pioneering work in bipolar/ CMOS SRAM alpha particle and cosmic ray SER simulation, MOSFET gate-induced drain leakage (GIDL) mechanism, hot electron, epitaxy/well design, CMOS latchup, and ESD. Since 1986, he has been responsible for defining the IBM ESD/latchup strategy for CMOS, SOI, BiCMOS and RF CMOS and SiGe technologies. He has authored ESD and latchup publications in the area of MOSFET Scaling, device simulations, copper, low-k, MR heads, CMOS, SOI , Sage and SiGeC technology. Voldman served as SEMATECH ESD Working Group Chairman (1996-2000), ESD Association General Chairman and Board of Directors, International Reliability Physics (IRPS) ESD/Latchup Chairman, International Physical and Failure Analysis (IPFA) Symposium ESD Sub-Committee Chairman, ESD Association Standard Development Chairman on Transmission Line Pulse Testing, ESD Education Committee, and serves on the ISQED Committee, Taiwan ED Conference (T-ESDC) Technical Program Committee. Voldman has provided ESD lectures for universities (e.g. MIT Lecture Series, Taiwan National Chiao-Tung University, and Singapore Nanyang Technical University). He is a recipient of over 125 US patents, over 100 publications, and also provides talks on patenting, and invention. He has been featured in EE Times, Intellectual Property Law and Business and authored the first article on ESD phenomena for the October 2002 edition of Scientific American entitled Lightening Rods for Nanostructures , and Pour La Science, Le Scienze, and Swiat Nauk international editions. Dr. Voldman was recently accepted as the first IEEE Fellow for ESD phenomena in semiconductors for ' contributions to electrostatic discharge protection CMOS, SOI and SiGe technologies'.
- Author(s)Steven H. Voldman
- PublisherJohn Wiley and Sons Ltd
- Date of Publication17/07/2009
- SubjectElectronics Engineering & Communications Engineering
- Place of PublicationHoboken
- Country of PublicationUnited States
- Content NoteIllustrations
- Weight818 g
- Width176 mm
- Height252 mm
- Spine27 mm
Best-selling in Non-Fiction Books
- AU $33.32New
- AU $30.40New
- AU $20.46New
- AU $30.87New
- AU $21.77New
Save on Non-Fiction Books
- AU $10.59Trending at AU $13.66
- AU $60.90Trending at AU $63.18
- AU $49.18Trending at AU $52.81
- AU $20.89Trending at AU $24.28
- AU $28.30Trending at AU $30.29
- AU $44.93Trending at AU $46.37
- AU $32.49Trending at AU $33.66
This item doesn't belong on this page.
Thanks, we'll look into this.