All listings for this product
Save on Textbooks
- AU $39.95Trending at AU $54.70
- AU $69.88Trending at AU $71.60
- AU $18.90Trending at AU $23.23
- AU $32.44Trending at AU $38.31
- AU $53.34Trending at AU $56.23
- AU $28.48Trending at AU $29.68
- AU $45.07Trending at AU $52.29
About this product
- DescriptionDesign and Test for Multiple Gbps Communication Devices and Systems focuses on the latest multiple Gbps communication techlogies and applications - from design to test - and covers the essential elements of device and system development (architecture, simulation and modeling, design techniques, and testing).Currently, the data rate for communication systems continues to increase. In the network area, 10- and 40-Gbps devices and systems are w available for Gigabit Ethernet and SONET. In the computer area, I/O buses at 2.5 and 3 Gbps are common for PCI Express and Serial ATA, respectively, with higher-speed I/O buses at up to 4.8 Gbps on the horizon. Such data-rate increases suggest a growing demand for higher-speed applications and create greater challenges that affect system architectures, design methods, simulation and modeling methods, and test and measurement methods.With Design and Test for Multiple Gbps Communication Devices and Systems in hand, you will learn and master the basics of today's design and test methodologies and techniques. With this enhanced kwledge, you will be able to more fully understand the current challenges facing today's practitioners, as well as which existing solutions are best to combat those challenges. This will help you to choose the right methods and tools for your designs and tests and will enable you to achieve greater efficiency, higher performance, and higher yields. This will ultimately lead to fewer device respins, faster times to market, on-time delivery, and higher overall productivity.This collection of acclaimed papers from leading experts in industry and academia maintains a good balance between theory foundation and practical applications, with a strong emphasis on signal integrity and jitter, while presenting the latest techlogies, methodologies, and advancements in design and test for multiple Gbps devices and systems.
- Author BiographyMike Peng Li, PhD, is currently chief technology officer of Wavecrest Corporation. He pioneered a jitter separation method (Tailfit) and DJ, RJ, and TJ concept and theory formation, as well as the jitter family-tree classification scheme that is now widely used.
- PublisherInternational Engineering Consortium
- Date of Publication15/11/2005
- SubjectElectronics Engineering & Communications Engineering
- Place of PublicationChicago
- Country of PublicationUnited States
- ImprintInternational Engineering Consortium
- Content Noteblack & white tables, figures
- Weight708 g
- Width159 mm
- Height228 mm
- Spine28 mm
- Edited byMike Peng Li
This item doesn't belong on this page.
Thanks, we'll look into this.