|Listed in category:
Have one to sell?

System-on-Chip Architectures and Implementations for Private-Key Data Encryption

US $99.99
ApproximatelyAU $149.80
Condition:
Brand new
Postage:
US $5.60 (approx. AU $8.39) Economy postage. See detailsfor delivery
Located in: Brighton, Colorado, United States
Delivery:
Estimated between Mon, 24 Jun and Fri, 28 Jun to 43230
Delivery time is estimated using our proprietary method which is based on the buyer's proximity to the item location, the postage service selected, the seller's postage history, and other factors. Delivery times may vary, especially during peak periods.
Payments:
     

Shop with confidence

eBay Money Back Guarantee
Get the item you ordered or your money back. Learn moreeBay Money Back Guarantee - opens new window or tab
Seller assumes all responsibility for this listing.
eBay item number:313365450100
Last updated on 25 Jan, 2023 20:50:11 AEDSTView all revisionsView all revisions

Item specifics

Condition
Brand new: A new, unread, unused book in perfect condition with no missing or damaged pages. See the ...
Narrative Type
Nonfiction
Subject
Information Theory, Security / Cryptography, Electronics / Circuits / General
ISBN-13
9781461348979
ISBN
9781461348979
EAN
9781461348979
Subject Area
Computers, Technology & Engineering
Publication Name
System-On-Chip Architectures and Implementations for Private-Key Data Encryption
Item Length
9.3 in
Publisher
Springer
Publication Year
2012
Type
Textbook
Format
Trade Paperback
Language
English
Author
John V. Mccanny, Máire Mcloone
Item Width
6.1 in
Item Weight
10.1 Oz
Number of Pages
Xiv, 160 Pages

About this product

Product Information

In System-on-Chip Architectures and Implementations for Private-Key Data Encryption, new generic silicon architectures for the DES and Rijndael symmetric key encryption algorithms are presented. The generic architectures can be utilised to rapidly and effortlessly generate system-on-chip cores, which support numerous application requirements, most importantly, different modes of operation and encryption and decryption capabilities. In addition, efficient silicon SHA-1, SHA-2 and HMAC hash algorithm architectures are described. A single-chip Internet Protocol Security (IPSec) architecture is also presented that comprises a generic Rijndael design and a highly efficient HMAC-SHA-1 implementation. In the opinion of the authors, highly efficient hardware implementations of cryptographic algorithms are provided in this book. However, these are not hard-fast solutions. The aim of the book is to provide an excellent guide to the design and development process involved in the translation from encryption algorithm to silicon chip implementation.

Product Identifiers

Publisher
Springer
ISBN-10
1461348978
ISBN-13
9781461348979
eBay Product ID (ePID)
175879714

Product Key Features

Author
John V. Mccanny, Máire Mcloone
Publication Name
System-On-Chip Architectures and Implementations for Private-Key Data Encryption
Format
Trade Paperback
Language
English
Subject
Information Theory, Security / Cryptography, Electronics / Circuits / General
Publication Year
2012
Type
Textbook
Subject Area
Computers, Technology & Engineering
Number of Pages
Xiv, 160 Pages

Dimensions

Item Length
9.3 in
Item Width
6.1 in
Item Weight
10.1 Oz

Additional Product Features

Intended Audience
Scholarly & Professional
Number of Volumes
1 Vol.
Lc Classification Number
Qa268
Reviews
From the reviews: "Security has become a very critical issue in the provision of mobile services. The demands for effective and secure communications in wireless networks are especially notable in the electronics area. ... This is an easy book to read. It focuses on efficient hardware implementation for private key algorithms. ... From the technical point of view, the book is very good, with enough explanations and solution trade-offs." (IEEE Circuits & Devices Magazine, Vol. 21 (6), 2005)
Table of Content
1 Background Theory.- 1.1. Introduction.- 1.2. Cryptographic Algorithms.- 1.3. Cryptanalysis.- 1.4. Hardware-Based Cryptographic Implementation.- 1.5. AES Development Effort.- 1.6. Rijndael Algorithm Finite Field Mathematics.- 1.7. Conclusions.- 2 Des Algorithm Architectures and Implementations.- 2.1. Introduction.- 2.2. DES Algorithm Description.- 2.3. DES Modes of Operation.- 2.4. Triple-DES.- 2.5. Review of Previous Work.- 2.6. Generic Parameterisable DES IP Architecture Design.- 2.7. Novel Key Scheduling Method.- 2.8. Conclusions.- 3 Rijndael Architectures and Implementations.- 3.1. Introduction.- 3.2. Rijndael Algorithm Description.- 3.3. Review of Rijndael Hardware Implementations.- 3.4. Design of High Speed Rijndael Encryptor Core.- 3.5. Encryptor/Decryptor Core.- 3.6. Performance Results.- 3.7. Conclusions.- 4 Further Rijndael Algorithm Architectures and Implementations.- 4.1. Introduction.- 4.2. Look-Up Table Based Rijndael Architecture.- 4.3. Rijndael Modes of Operation.- 4.4. Overall Generic AES Architecture.- 4.5. Conclusions.- 5 Hash Algorithms and Security Applications.- 5.1. Introduction.- 5.2. Internet Protocol Security (IPSec).- 5.3. IPSec Authentication Algorithms.- 5.4. IPSec Cryptographic Processor Design.- 5.5. Performance Results.- 5.6. IPSec Cryptographic Processor Use in Other Applications.- 5.7. SHA-384/SHA-512 Processor.- 5.8. Conclusions.- 6 Concluding Summary and Future Work.- 6.1. Concluding Summary.- 6.2. Future work.- Appendix A - Modulo Arithmetic.- Appendix B - DES Algorithm Permutations and S-Boxes.- Appendix C - LUTs Utilised in Rijndael Algorithm.- Appendix D - LUTs in LUT-Based Rijndael Architecture.- Appendix E - SHA-384/SHA-512 Constants.- References.
Copyright Date
2003
Illustrated
Yes

Item description from the seller